Form PTO-1449	APPLICANT: David T. Blaauw et al.	!
LIST OF PATENTS AND PUBLICATIONS		-,
FOR INFORMATION	ATTY. DOCKET #: SC11708TS	APPL #: Unknown
DISCLOSURE STATEMENT		
(Use Several Sheets if Necessary)	FILING DATE: Concurrently Herewith	GROUP: Unknown

EXAMINER INITIAL		DOCUMENT NUMBER	ISSUE DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	AA					l	
	AB						
	AC						\\ \C\
·	AD					ECE	VED
	AE	<u> </u>				,	
	AF					SEP 1	2002
	AG						. 4:4-
	AH				Tec	hnology C	enter 2100
	ΑI			<u> </u>			
	ĮĄ.		1	<u> </u>			
	AK						

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	PUBLICATION DATE (#43)	COUNTRY	CLASS	SUBCLASS
	AL					
Ţ	AM					
	AN					
	AO				1	
	AP					

OTHER INFORMATION (Including Author, Title, Date, Pertinent Pages, Etc.)

RG	AR	Burks et al., "Incorporating Signal Dependencies into Static Transistor-Level Delay Calculation," ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, pp. 110-119 (1997).
RG	AS	McDonald et al., "Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis," 38th Design Automation Conference Proceedings 2001 pp. 283-288.
RG	AT	Rao et al., "Eins TLT: Transistor Level Timing with Eins Timer," Proceedings from International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, IEEE Circuits and Systems Society, pp. 1-6 (1999).
	ΑŪ	·
	ΑV	
	AW	·
	AX	
	AY	·
	ΑZ	

EXAMINER R. G. CO

DATE CONSIDERED 7/19/2005